Hotline 028 62 949 454

Design Verification Engineer at CM Engineering 1000 views

Full Time Address: Ho Chi Minh, Vietnam Ho Chi Minh Designer - Information Technology Print

Benefits:

Competitive compensation & benefit package
Premium health care package for employee & dependants
15 days paid leave annually

Job Descriptions:

 Design & Verification Engineer
  • Member : 2 members
  • Experience : 2-3 year or more
  • Age : No limit
  • Position : Project leader/Project member
  • Recruitment time: After April 2022
  • Working location : Vietnam
  • Specific business content:

Job Requirements:

INPUT
Is the specification required by the customer, and specific design verification work is carried out using the following languages.

OUTPUT

    • Functional specifications (English)
    • Implementation specifications (English)
    • RTL (Verilog/SystemVerilog)
    • Verification strategy (English)
    • Verification item table (English)
    • Verification environment construction/verification scenario (SystemVerilog/SVA/UVM/C)
    • Verification environment manual (English)
    • Verification result report (English)

EXPECTATION
It is essential to be able to work autonomously to some extent without the support of our existing engineers.

Apply for this job
Share this job

CM Engineering Vietnam

CM Engineering Vietnam is a global semiconductor companies

LSI Functional Verification Service

The keys to functional verification are “verification strategy” and “highly complete verification item extraction.”

Our functional verification services emphasize highly complete verification item extraction while also generating test benches and functional scenarios, random verification, and even functional coverage to meet customer demands by providing these services from a wide variety of angles. By implementing functional verification on the RTL and C models designed by customers from a third-party perspective, we improve quality of customers’ circuits.

FPGA Service

In recent years there has been remarkable progress on FPGA, and with the large scale number of gates on mass-produced types. The lengthening of evaluation and verification times to activate the normal operation of FPGA is seen as problematic and has become a serious obstacle for time to market in product development.

In our FPGA design quality improvement services, we consider a variety of aspects of FPGA development, including automatic RTL generation from specifications, verification item extraction and simulation, performance assessment, CDC verification of asynchronous circuits, and streamlining debug of firmware using verification platforms.

 

 

Information
  • Address Ho Chi Minh
Connect with us